Home
學生控制台
註冊會員/登入
研究知情同意書
UeduGPTs
Aida 優學伴
Uedu Open
支援與訊息

UeduGPTs

--

Jupyters

3

AI 回覆桌面通知

AI 助教回覆完成時顯示桌面通知

聊天訊息通知

同學在討論區發送訊息時通知

聲音通知

每當有新通知時播放提示音

Uedu Open / Introductory Digital Systems Laboratory
6.111

Introductory Digital Systems Laboratory

Prof. Anantha Chandrakasan | Spring 2006
Data Science, Analytics & Computer Technology Software Design and Engineering Computer Science Engineering Electrical Engineering Computer Design and Engineering Digital Systems Electronics
前往原始課程
CC BY-NC-SA 4.0
課程簡介
6.111 is reputed to be one of the most demanding classes at MIT, exhausting many students’ time and creativity. The course covers digital design topics such as digital logic, sequential building blocks, finite-state machines, FPGAs, timing and synchronization. The semester begins with lectures and problem sets, to introduce fundamental topics before students embark on lab assignments and ultimately, a digital design project. The students design and implement a final digital project of their choice, in areas such as games, music, digital filters, wireless communications, video, and graphics. The course relies on extensive use of Verilog® for describing and implementing digital logic designs on state-of-the-art FPGA.
課程資訊
來源MIT 開放式課程
科系Electrical Engineering and Computer Science
語言English
影片數0
課程影片 (0)
此課程尚無影片資料
前往原始課程頁面查看